Systematic Generation of Executing Programs for Processor Elements in Parallel ASIC or FPGA-Based Systems and Their Transformation into VHDL-Descriptions of Processor Element Control Units.
Browse the full PPAM paper archive.
Browse the full PPAM paper archive.