Using VHDL-Based Fault Injection to exercise Error Detection Mechanisms in the Time-Triggered Architecture.

Joaquin Gracia, Daniel Gil, Juan Carlos Baraza, Pedro J. Gil

Browse the full PRDC paper archive.