Path Delay Fault Test Set for Two-Rail Logic Circuits.

Kazuteru Namba, Hideo Ito

Browse the full PRDC paper archive.