A framework for scheduling DRAM memory accesses for multi-core mixed-time critical systems.

Mohamed Hassan, Hiren D. Patel, Rodolfo Pellizzoni

Browse the full RTAS paper archive.