Bounding Loop Iterations for Timing Analysis.
Christopher A. Healy, Mikael Sjdin, Viresh Rustagi, David B. Whalley
VenueARTAS
Year1998
ProceedingsIEEE Real Time Technology and Applications Symposium
DBLP recordconf/rtas/HealySRW98 ↗
Browse the full RTAS paper archive.