Hybrid Timing Analysis of Modern Processor Pipelines via Hardware/Software Interactions.
VenueARTAS
Year2008
ProceedingsIEEE Real-Time and Embedded Technology and Applications Symposium
DBLP recordconf/rtas/MohanM08 ↗
Browse the full RTAS paper archive.