Power-Aware Processor Scheduling under Average Delay Constraints.
VenueARTAS
Year2005
ProceedingsIEEE Real-Time and Embedded Technology and Applications Symposium
DBLP recordconf/rtas/ZhangC05 ↗
Browse the full RTAS paper archive.
Browse the full RTAS paper archive.