The acceleration of pipeline workloads under the FPGA area and bandwidth constraints.

Wei-Ning Huang, Sheng-Wei Cheng, Che-Wei Chang, Yu-Chen Wu, Tei-Wei Kuo, Yung-Chin Hsu, Wen-Yih Isaac Tseng, Shih-Hao Hung

Browse the full RTCSA paper archive.