Static probabilistic worst case execution time estimation for architectures with faulty instruction caches.

Damien Hardy, Isabelle Puaut

Browse the full RTNS paper archive.