A Hardware Task Scheduling Mechanism for a Real-Time Multi-Microprocessor Architecture.

Andrew D. Hurt, J. Robert Heath

Browse the full RTSS paper archive.