An Architecture and an Interconnection Scheme for Time-Sliced Buses in Real-Time Processing.

A. Kovaleski, S. Ratheal, Fabrizio Lombardi

Browse the full RTSS paper archive.