A priority assignment strategy of processing elements over an on-chip bus.

Ya-Shu Chen, Song-Jian Tang, Shi-Wu Lo

Browse the full SAC paper archive.