A real-time architecture design language for multi-rate embedded control systems.

Julien Forget, Frdric Boniol, David Lesens, Claire Pagetti

Browse the full SAC paper archive.