VHDL vs. Bluespec system verilog: a case study on a Java embedded architecture.

Flavius Gruian, Mark Westmijze

Browse the full SAC paper archive.