Improving instruction supply efficiency in superscalar architectures using instruction trace buffers.

Chih-Po Wen

Browse the full SAC paper archive.