A Processor Architecture Designed to Faciliate the Safety Certification of Hard Real Time Systems.

Hans-Peter Meske, Wolfgang A. Halang

Browse the full SAFECOMP paper archive.