A high performance reconfigurable parallel processing architecture.

Richard R. Shively, E. B. Morgan, T. W. Copley, Allen L. Gorin

Browse the full SC paper archive.