FPGA Implementation of a Power-Efficient and Low-Memory Capacity Turbo Decoding Architecture.

Jie Zeng, Ming Zhan, Yaqin Shi

Browse the full SECON paper archive.