P4-DPLL: accelerating SAT solving using switching ASICs.

Jinghui Jiang, Zhenpei Huang, Qiao Xiang, Lu Tang, Jiwu Shu

Browse the full SIGCOMM paper archive.