Automatic debug circuit for FPGA rapid prototyping.

Zdravko Panjkov, Andreas Wasserbauer, Timm Ostermann, Richard Hagelauer

Browse the full SISY paper archive.