Formal verification of internal block diagram of SysML for modeling real-time system.

Sajjad Ali, Muhammad Abdul Basit Ur Rahim, Fahim Arif

Browse the full SNPD paper archive.