Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
SNPD
/
Paper
Design of a High-speed FPGA-based 32-bit Floating-point FFT Processor.
Shengmei Mou
,
Xiaodong Yang
Venue
C
SNPD
Year
2007
Proceedings
SNPD (1)
DBLP record
conf/snpd/MouY07 ↗
Browse the full
SNPD paper archive
.