Implementation of a burst error and burst erasure channel emulator using an FPGA architecture.

Massimo Rigo, Caterina Travan, Francesca Vatta, Fulvio Babich

Browse the full SOFTCOM paper archive.