AESpoly: Symmetric-Key Cryptographic Designs Using Instruction-Level Parallelism Between AES and Polynomial Hash.

Yukihito Hiraga, Yusuke Naito, Yu Sasaki, Takeshi Sugawara

Browse the full SP paper archive.