Skip to content

Field-split parallel architecture for high performance multi-match packet classification using FPGAs.

Weirong Jiang, Viktor K. Prasanna

VenueBSPAA
Year2009
ProceedingsSPAA

Browse the full SPAA paper archive.