A segmented parallel-prefix VLSI circuit with small delays for small segments.

Bradley C. Kuszmaul

Browse the full SPAA paper archive.