Algorithms for Routing and Testing Routability of Planar VLSI Layouts

Charles E. Leiserson, F. Miller Maley

Browse the full STOC paper archive.