Skip to content

Maxpool operator for RISC-V processor.

Dvid Nevezi-Strango, Danut Rotar, Sorin Valcan, Mihail Gaianu

Year2023
ProceedingsSYNASC

Browse the full SYNASC paper archive.