VCEGAR: Verilog CounterExample Guided Abstraction Refinement.

Himanshu Jain, Daniel Kroening, Natasha Sharygina, Edmund M. Clarke

Browse the full TACAS paper archive.