Assembly program verification for multiprocessors with relaxed memory model using SMT solver.

Pattaravut Maleehuan, Yuki Chiba, Toshiaki Aoki

Browse the full TASE paper archive.