Hardware Accelerator for Deep Neural Networks on Edge Devices Based on RISC-V Open Standard Instruction Set Architecture.

Yen Ting Ng, Afidalina Tumian, Eric Tatt Wei Ho

Browse the full Tencon paper archive.