Force Rebalance with Multi-bit Sigma-Delta implemented with FPGA for Precision Rate Sensor.

George P. Rajesh, C. K. Deepthy, M. Mary Jermila, K. P. Raghunath, Vishnu N. Aparna

Browse the full Tencon paper archive.