A Power Model Combined of Architectural Level and Gate Level for Multicore Processors.

Manman Peng, Yan Hu

Browse the full TrustCom paper archive.