Skip to content

Celerity Hardware Implementation of the AES with Data Parallel and Pipelining Architecture inside the Round Function.

Shouwen Yang, Hui Li, Xiaotao Zhang, Gang Zhao

Year2013
ProceedingsTrustCom/ISPA/IUCC

Browse the full TrustCom paper archive.