Coherence Stalls or Latency Tolerance: Informed CPU Scheduling for Socket and Core Sharing.

Sharanyan Srikanthan, Sandhya Dwarkadas, Kai Shen

Browse the full USENIX paper archive.