Verification of Generic VHDL Designs and Their Translation to Rocq.

Ocan Sankur, Benot Boyer, Florian Faissole

Browse the full VMCAI paper archive.