A 223Mbps FPGA Implementation of (10240, 5120) Irregular Structured Low Density Parity Check Decoder.

Wenjun Wang, Xiaoguang Wu, Xiaoxuan Zhu, Guixia Kang, Xiaofeng Tao

Browse the full VTC paper archive.