Iteration Bound Analysis and Throughput Optimum Architecture of SHA-256 (384, 512) for Hardware Implementations.

Yong Ki Lee, Herwin Chan, Ingrid Verbauwhede

Browse the full WISA paper archive.