A simulation of bus architectures for multiprocessor systems.

Larry L. Wear, Ron Guilmette, Mark Falash

Browse the full WSC paper archive.