Skip to content

Ashish Ranjan

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

20

Venues

12

Active years

2014–2026

Best venue rank

A*

Where they publish

Papers

20 indexed papers, newest first.

YearVenueTitleAuthors
2026ICPRAMA Zero-Reference Approach Employing γ-Correction + Dilated-ZeroDCE++ for Handwritten Cheque Image Enhancement.Prabhat Dansena, Ashish Ranjan, Soumen Bag, Prasun Chandra Tripathi
2026SIGIRCASE: Cadence-Aware Set Encoding for Large-Scale Next Basket Repurchase Recommendation.Yanan Cao, Ashish Ranjan, Sinduja Subramaniam, Evren Krpeoglu, Kaushiki Nag, Kannan Achan
2025EASEDS-Generator: Generating Software Metrics for Subsequent Versions of a Software System.Sushant Kumar Pandey, Adit Agarwal, Ashish Ranjan, Anil Kumar Tripathi
2025RecSysGRACE: Generative Recommendation via Journey-Aware Sparse Attention on Chain-of-Thought Tokenization.Luyi Ma, Wanjia Zhang, Kai Zhao, Abhishek Kulkarni, Lalitesh Morishetti, Anjana Ganesh, Ashish Ranjan, Aashika Padmanabhan, Jianpeng Xu, Jason H. D. Cho, Praveenkumar Kanumala, Kaushiki Nag, Sumit Dutta, Kamiya Motwani, Malay Patel, Evren Krpeoglu, Sushant Kumar, Kannan Achan
2024ICSABrain-Inspired Software Architecture: An Adaptive Neural Network Systems.Ashish Ranjan, Sushant Kumar Pandey, Ashwini Kumar Singh, Tribikram Pradhan
2023ICAARTA Sequence-Motif Based Approach to Protein Function Prediction via Deep-CNN Architecture.Vikash Kumar, Ashish Ranjan, Deng Cao, Gopalakrishnan Krishnasamy, Akshay Deepak
2022ISLPEDEnergy Efficient Cache Design with Piezoelectric FETs.Reena Elangovan, Ashish Ranjan, Niharika Thakuria, Sumeet Kumar Gupta, Anand Raghunathan
2021ISCARaPiD: AI Accelerator for Ultra-low Precision Training and Inference.Swagath Venkataramani, Vijayalakshmi Srinivasan, Wei Wang, Sanchari Sen, Jintao Zhang, Ankur Agrawal, Monodeep Kar, Shubham Jain, Alberto Mannari, Hoang Tran, Yulong Li, Eri Ogawa, Kazuaki Ishizaki, Hiroshi Inoue, Marcel Schaal, Mauricio J. Serrano, Jungwook Choi, Xiao Sun, Naigang Wang, Chia-Yu Chen, Allison Allain, James Bonanno, Nianzheng Cao, Robert Casatuta, Matthew Cohen, Bruce M. Fleischer, Michael Guillorn, Howard Haynie, Jinwook Jung, Mingu Kang, Kyu-Hyoun Kim, Siyu Koswatta, Sae Kyu Lee, Martin Lutz, Silvia M. Mueller, Jinwook Oh, Ashish Ranjan, Zhibin Ren, Scot Rider, Kerstin Schelm, Michael Scheuermann, Joel Silberman, Jie Yang, Vidhi Zalani, Xin Zhang, Ching Zhou, Matthew M. Ziegler, Vinay Shah, Moriyoshi Ohara, Pong-Fei Lu, Brian W. Curran, Sunil Shukla, Leland Chang, Kailash Gopalakrishnan
2020DATEEmerging Neural Workloads and Their Impact on Hardware.David Brooks, Martin M. Frank, Tayfun Gokmen, Udit Gupta, Xiaobo Sharon Hu, Shubham Jain, Ann Franchesca Laguna, Michael T. Niemier, Ian O'Connor, Anand Raghunathan, Ashish Ranjan, Dayane Reis, Jacob R. Stevens, Carole-Jean Wu, Xunzhao Yin
2020RecSysPersonalizing Item Recommendation via Price Understanding.Soumya Wadhwa, Ashish Ranjan, Selene Xu, Jason H. D. Cho, Sushant Kumar, Kannan Achan
2019DACX-MANN: A Crossbar based Architecture for Memory Augmented Neural Networks.Ashish Ranjan, Shubham Jain, Jacob R. Stevens, Dipankar Das, Bharat Kaul, Anand Raghunathan
2019MICROManna: An Accelerator for Memory-Augmented Neural Networks.Jacob R. Stevens, Ashish Ranjan, Dipankar Das, Bharat Kaul, Anand Raghunathan
2018ICCADAxBA: an approximate bus architecture framework.Jacob R. Stevens, Ashish Ranjan, Anand Raghunathan
2017DATESTAxCache: An approximate, energy efficient STT-MRAM cache.Ashish Ranjan, Swagath Venkataramani, Zoha Pajouhi, Rangharajan Venkatesan, Kaushik Roy, Anand Raghunathan
2017ISCAScaleDeep: A Scalable Compute Architecture for Learning and Evaluating Deep Networks.Swagath Venkataramani, Ashish Ranjan, Subarno Banerjee, Dipankar Das, Sasikanth Avancha, Ashok Jagannathan, Ajaya Durg, Dheemanth Nagaraj, Bharat Kaul, Pradeep Dubey, Anand Raghunathan
2017ISLPEDApproximate memory compression for energy-efficiency.Ashish Ranjan, Arnab Raha, Vijay Raghunathan, Anand Raghunathan
2015DACApproximate storage for energy efficient spintronic memories.Ashish Ranjan, Swagath Venkataramani, Xuanyao Fong, Kaushik Roy, Anand Raghunathan
2015DATEDyReCTape: a <u>dy</u>namically <u>re</u>configurable <u>c</u>ache using domain wall memory <u>tape</u>s.Ashish Ranjan, Shankar Ganesh Ramasubramanian, Rangharajan Venkatesan, Vijay S. Pai, Kaushik Roy, Anand Raghunathan
2014DATEASLAN: Synthesis of approximate sequential circuits.Ashish Ranjan, Arnab Raha, Swagath Venkataramani, Kaushik Roy, Anand Raghunathan
2014ISLPEDAxNN: energy-efficient neuromorphic systems using approximate computing.Swagath Venkataramani, Ashish Ranjan, Kaushik Roy, Anand Raghunathan