Skip to content

Balakrishna Kumthekar

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

3

Venues

3

Active years

1997–2000

Best venue rank

A*

Where they publish

Papers

3 indexed papers, newest first.

YearVenueTitleAuthors
2000DATEPower and Delay Reduction via Simultaneous Logic and Placement Optimization in FPGAs.Balakrishna Kumthekar, Fabio Somenzi
1998DACIn-Place Power Optimization for LUT-Based FPGAs.Balakrishna Kumthekar, Luca Benini, Enrico Macii, Fabio Somenzi
1997ISLPEDA symbolic algorithm for low-power sequential synthesis.Balakrishna Kumthekar, In-Ho Moon, Fabio Somenzi