Power and Delay Reduction via Simultaneous Logic and Placement Optimization in FPGAs.

Balakrishna Kumthekar, Fabio Somenzi

Browse the full DATE paper archive.