Skip to content

Chi-Yuan Lo

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

19

Venues

8

Active years

1982–2011

Best venue rank

A*

Where they publish

Papers

19 indexed papers, newest first.

YearVenueTitleAuthors
2011ICPADSA Distributed Routing Protocol and Handover Schemes in Hybrid Vehicular Ad Hoc Networks.Jang-Ping Sheu, Chi-Yuan Lo, Wei-Kai Hu
2009MDMA Wireless Human Motion Capturing System for Home Rehabilitation.Yu-Chee Tseng, Chin-Hao Wu, Fang-Jing Wu, Chi-Fu Huang, Chung-Ta King, Chun-Yu Lin, Jang-Ping Sheu, Chun-Yu Chen, Chi-Yuan Lo, Chien-Wen Yang, Chi-Wen Deng
2001ISCASParasitic extraction: current state of the art and future trends.William H. Kao, Chi-Yuan Lo, Raminderpal Singh, Mark Basel
1995VLSIDObject oriented data modeling for VLSI/CAD.Anoop Singhal, Chi-Yuan Lo
1993DACCell-Based Hierarchical Pitchmatching Compaction Using Minimal LP.So-Zen Yao, Chung-Kuan Cheng, Debaprosad Dutt, Surendra Nahar, Chi-Yuan Lo
1993SIGMODDDB: An Object Oriented Design Data Manager for VLSI CAD.Anoop Singhal, Robert M. Arlein, Chi-Yuan Lo
1992STOCHam-Sandwich Cuts in R^dChi-Yuan Lo, Jir Matousek, William L. Steiger
1991DACOn Minimal Closure Constraint Generation for Symbolic Cell Assembly.Debaprosad Dutt, Chi-Yuan Lo
1990DACAn O(Chi-Yuan Lo, Ravi Varadarajan
1990ICCADHS: A Hierarchical Search Package for CAD Data.Nishit P. Parikh, Chi-Yuan Lo, Anoop Singhal, Kwok W. Wu
1989DACAn O(nlogm) Algorithm for VLSI Design Rule Checking.Charles R. Bonapace, Chi-Yuan Lo
1989DACAutomatic Tub Region Generation for Symbolic Layout Compaction.Chi-Yuan Lo
1989DACGENAC: An Automatic Cell Synthesis Tool.Chong-Leong Ong, Jeong-Tyng Li, Chi-Yuan Lo
1989DACAn Efficient Two-Dimensional Layout Compaction Algorithm.Hyunchul Shin, Chi-Yuan Lo
1989ICCADA data model and architecture for VLSI/CAD databases.Anoop Singhal, Nishit P. Parikh, Debaprosad Dutt, Chi-Yuan Lo
1988DACTime Efficient VLSI Artwork Analysis Algorithms in GOALIE2.Kuang-Wei Chiang, Surendra Nahar, Chi-Yuan Lo
1984DACThe second generation motis mixed-mode simulator.Chin-Fu Chen, Chi-Yuan Lo, Hao N. Nham, Prasad Subramaniam
1983DACA data structure for MOS circuits.Chi-Yuan Lo, Hao N. Nham, Ajoy K. Bose
1982DACA fault simulator for MOS LSI circuits.Ajoy K. Bose, Patrick Kozak, Chi-Yuan Lo, Hao N. Nham, Ernesto Pacas-Skewes, Kwok W. Wu