Skip to content

Chun-Che Chung

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

1

Venues

1

Active years

2017–2017

Best venue rank

B

Where they publish

Papers

1 indexed papers, newest first.

YearVenueTitleAuthors
2017ASPDACMajority logic circuits optimisation by node merging.Chun-Che Chung, Yung-Chih Chen, Chun-Yao Wang, Chia-Cheng Wu