Majority logic circuits optimisation by node merging.

Chun-Che Chung, Yung-Chih Chen, Chun-Yao Wang, Chia-Cheng Wu

Browse the full ASPDAC paper archive.