Skip to content

Chun-Ho Hua

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

1

Venues

1

Active years

2004–2004

Best venue rank

C

Where they publish

Papers

1 indexed papers, newest first.

YearVenueTitleAuthors
2004ISCASA novel FPGA architectural implementation of pipelined thinning algorithm.Pei-Yung Hsiao, Chun-Ho Hua, Chien-Chen Lin