A novel FPGA architectural implementation of pipelined thinning algorithm.

Pei-Yung Hsiao, Chun-Ho Hua, Chien-Chen Lin

Browse the full ISCAS paper archive.