Skip to content

Enrico Calore

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

11

Venues

5

Active years

2014–2024

Best venue rank

A*

Where they publish

Papers

11 indexed papers, newest first.

YearVenueTitleAuthors
2024PPAMSegmentation of Aortic Valve Calcium Lesions Using FPGA Accelerators.Valentina Sisini, Andrea Miola, Giada Minghini, Enrico Calore, Armando Ugo Cavallo, Sebastiano Fabio Schifano, Cristian Zambelli
2021FPLPerformance assessment of FPGAs as HPC accelerators using the FPGA Empirical Roofline.Enrico Calore, Sebastiano Fabio Schifano
2019PPAMEarly Performance Assessment of the ThunderX2 Processor for Lattice Based Simulations.Enrico Calore, Alessandro Gabbana, Fabio Rinaldi, Sebastiano Fabio Schifano, Raffaele Tripiccione
2019PPAMEnergy-Efficiency Tuning of a Lattice Boltzmann Simulation Using MERIC.Enrico Calore, Alessandro Gabbana, Sebastiano Fabio Schifano, Raffaele Tripiccione
2017PPAMEarly Experience on Using Knights Landing Processors for Lattice Boltzmann Applications.Enrico Calore, Alessandro Gabbana, Sebastiano Fabio Schifano, Raffaele Tripiccione
2015EuroParAccelerating Lattice Boltzmann Applications with OpenACC.Enrico Calore, Jiri Kraus, Sebastiano Fabio Schifano, Raffaele Tripiccione
2015EuroParEnergy-Performance Tradeoffs for HPC Applications on Low Power Processors.Enrico Calore, Sebastiano Fabio Schifano, Raffaele Tripiccione
2015ICSEDevelopment of Scientific Software for HPC Architectures Using Open ACC: The Case of LQCD.Claudio Bonati, Enrico Calore, Simone Coscetti, Massimo D'Elia, Michele Mesiti, Francesco Negro, Sebastiano Fabio Schifano, Raffaele Tripiccione
2015PPAMExperience on Vectorizing Lattice Boltzmann Kernels for Multi- and Many-Core Architectures.Enrico Calore, Nicola Demo, Sebastiano Fabio Schifano, Raffaele Tripiccione
2014EuroParOn Portability, Performance and Scalability of an MPI OpenCL Lattice Boltzmann Code.Enrico Calore, Sebastiano Fabio Schifano, Raffaele Tripiccione
2014ICCSA Portable OpenCL Lattice Boltzmann Code for Multi- and Many-core Processor Architectures.Enrico Calore, Sebastiano Fabio Schifano, Raffaele Tripiccione