Skip to content

Farrukh Yasin

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

2

Venues

2

Active years

2019–2019

Best venue rank

A*

Where they publish

Papers

2 indexed papers, newest first.

YearVenueTitleAuthors
2019DACProcess, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications.Trong Huynh Bao, Anabela Veloso, Sushil Sakhare, Philippe Matagne, Julien Ryckaert, Manu Perumkunnil, Davide Crotti, Farrukh Yasin, Alessio Spessot, Arnaud Furnmont, Gouri Sankar Kar, Anda Mocuta
2019ETSPinhole Defect Characterization and Fault Modeling for STT-MRAM Testing.Lizhou Wu, Siddharth Rao, Guilherme Cardoso Medeiros, Mottaqiallah Taouil, Erik Jan Marinissen, Farrukh Yasin, Sebastien Couet, Said Hamdioui, Gouri Sankar Kar