Skip to content

Jan Reineke

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

45

Venues

24

Active years

2008–2025

Best venue rank

A*

Where they publish

Papers

45 indexed papers, newest first.

YearVenueTitleAuthors
2025CCSSynthesis of Sound and Precise Leakage Contracts for Open-Source RISC-V Processors.Zilong Wang, Gideon Mohr, Klaus von Gleissenthall, Jan Reineke, Marco Guarnieri
2025RTASA Unified Framework for Quantitative Cache Analysis.Sophie Kahlen, Jan Reineke
2024ACSACNo Leakage Without State Change: Repurposing Configurable CPU Exceptions to Prevent Microarchitectural Attacks.Daniel Weber, Leonard Niemann, Lukas Gerlach, Jan Reineke, Michael Schwarz
2024DATESynthesizing Hardware-Software Leakage Contracts for RISC-V Open-Source Processors.Gideon Mohr, Marco Guarnieri, Jan Reineke
2023CCSSpecification and Verification of Side-channel Security for Open-source Processors via Leakage Contracts.Zilong Wang, Gideon Mohr, Klaus von Gleissenthall, Jan Reineke, Marco Guarnieri
2023RTSSLeveraging LLVM's ScalarEvolution for Symbolic Data Cache Analysis.Valentin Touzeau, Jan Reineke
2022ICSuiCA: accurate throughput prediction of basic blocks on recent intel microarchitectures.Andreas Abel, Jan Reineke
2022PLDIWarping cache simulation of polyhedral programs.Canberk Morelli, Jan Reineke
2022RTCSAOn the Trade-offs between Generalization and Specialization in Real-Time Systems.Georg von der Brggen, Alan Burns, Jian-Jia Chen, Robert I. Davis, Jan Reineke
2021SPHardware-Software Contracts for Secure Speculation.Marco Guarnieri, Boris Kpf, Jan Reineke, Pepe Vila
2020ISPASSnanoBench: A Low-Overhead Tool for Running Microbenchmarks on x86 Systems.Andreas Abel, Jan Reineke
2020SPSpectector: Principled Detection of Speculative Information Flows.Marco Guarnieri, Boris Kpf, Jos F. Morales, Jan Reineke, Andrs Snchez
2019ASPLOSuops.info: Characterizing Latency, Throughput, and Port Usage of Instructions on Intel Microarchitectures.Andreas Abel, Jan Reineke
2019RTSSCache Persistence Analysis: Finally Exact.Gregory Stock, Sebastian Hahn, Jan Reineke
2018RTSSDesign and Analysis of SIC: A Provably Timing-Predictable Pipelined Processor Core.Sebastian Hahn, Jan Reineke
2017CAVAscertaining Uncertainty for Efficient Exact Cache Analysis.Valentin Touzeau, Claire Maza, David Monniaux, Jan Reineke
2017ECRTSWrite-Back Caches in WCET Analysis.Tobias Bla, Sebastian Hahn, Jan Reineke
2017RTSSMemory Bank Partitioning for Fixed-Priority Tasks in a Multi-core System.Sheng-Wei Cheng, Jian-Jia Chen, Jan Reineke, Tei-Wei Kuo
2017RTSSAbstract PRET Machines.Edward A. Lee, Jan Reineke, Michael Zimmer
2016DACMIRROR: symmetric timing analysis for real-time tasks on multicore platforms with shared resources.Wen-Hung Huang, Jian-Jia Chen, Jan Reineke
2016RTNSEnabling Compositionality for Multicore Timing Analysis.Sebastian Hahn, Michael Jacobs, Jan Reineke
2016RTNSAnalysis of Write-back Caches under Fixed-priority Preemptive and Non-preemptive Scheduling.Robert I. Davis, Sebastian Altmeyer, Jan Reineke
2015ICCADMeMin: SAT-based Exact Minimization of Incompletely Specified Mealy Machines.Andreas Abel, Jan Reineke
2015RTNSA generic and compositional framework for multicore response time analysis.Sebastian Altmeyer, Robert I. Davis, Leandro Soares Indrusiak, Claire Maiza, Vincent Nlis, Jan Reineke
2015VMCAIAnalysis of Infinite-State Graph Transformation Systems by Cluster Abstraction.Peter Backes, Jan Reineke
2015WAOAOn the Smoothness of Paging Algorithms.Jan Reineke, Alejandro Salinger
2014DATEImpact of resource sharing on performance and performance prediction.Jan Reineke, Reinhard Wilhelm
2014ISPASSReverse engineering of cache replacement policies in Intel microprocessors and their evaluation.Andreas Abel, Jan Reineke
2014RTASSelfish-LRU: Preemption-aware caching for predictability and performance.Jan Reineke, Sebastian Altmeyer, Daniel Grund, Sebastian Hahn, Claire Maiza
2014RTASArchitecture-parametric timing analysis.Jan Reineke, Johannes Doerfert
2014RTNSA Compiler Optimization to Increase the Efficiency of WCET Analysis.Mohamed Abdel Maksoud, Jan Reineke
2014TACASBasic Problems in Multi-View Modeling.Jan Reineke, Stavros Tripakis
2013CONCURImpact of Resource Sharing on Performance and Performance Prediction: A Survey.Andreas Abel, Florian Benz, Johannes Doerfert, Barbara Drr, Sebastian Hahn, Florian Haupenthal, Michael Jacobs, Amir H. Moin, Jan Reineke, Bernhard Schommer, Reinhard Wilhelm
2013DACPrecise timing analysis for direct-mapped caches.Sidharta Andalam, Alain Girault, Roopak Sinha, Partha S. Roop, Jan Reineke
2013RTASMeasurement-based modeling of the cache replacement policy.Andreas Abel, Jan Reineke
2012ICCDA PRET microarchitecture implementation with repeatable timing and competitive performance.Isaac Liu, Jan Reineke, David Broman, Michael Zimmer, Edward A. Lee
2011DACTemporal isolation on multiprocessing architectures.Dai N. Bui, Edward A. Lee, Isaac Liu, Hiren D. Patel, Jan Reineke
2011DATEA Template for Predictability Definitions with Supporting Evidence.Daniel Grund, Jan Reineke, Reinhard Wilhelm
2011ECRTSCAMA: A Predictable Cache-Aware Memory Allocator.Jrg Herter, Peter Backes, Florian Haupenthal, Jan Reineke
2010ECRTSPrecise and Efficient FIFO-Replacement Analysis Based on Static Phase Detection.Daniel Grund, Jan Reineke
2010VMCAIStatic Timing Analysis for Hard Real-Time Systems.Reinhard Wilhelm, Sebastian Altmeyer, Claire Burguire, Daniel Grund, Jrg Herter, Jan Reineke, Bjrn Wachter, Stephan Wilhelm
2009RTCSABranch Target Buffers: WCET Analysis Framework and Timing Predictability.Daniel Grund, Jan Reineke, Gernot Gebhard
2009SASAbstract Interpretation of FIFO Replacement.Daniel Grund, Jan Reineke
2008MEMOCODEEstimating the Performance of Cache Replacement Policies.Daniel Grund, Jan Reineke
2008SIGMETRICSRelative competitiveness of cache replacement policies.Jan Reineke, Daniel Grund